[Date Prev][Date Next]   [Thread Prev][Thread Next]   [Thread Index] [Date Index] [Author Index]

[libvirt] [PATCH] Support for cpu64-rhel* qemu cpu models



In qemu there are 2 cpu models (cpu64-rhel5 and cpu64-rhel6) not
supported by libvirt. This patch adds the support with the flags
specifications from /usr/share/qemu-kvm/cpu-model/cpu-x86_64.conf
---
 src/cpu/cpu_map.xml |   94 +++++++++++++++++++++++++++++++++++++++++++++++++++
 1 files changed, 94 insertions(+), 0 deletions(-)

diff --git a/src/cpu/cpu_map.xml b/src/cpu/cpu_map.xml
index 693caf1..be41253 100644
--- a/src/cpu/cpu_map.xml
+++ b/src/cpu/cpu_map.xml
@@ -327,6 +327,100 @@
       <feature name='svm'/>
     </model>

+    <model name='cpu64-rhel5'>
+      <vendor  name='AMD'/>
+      <feature name='sse2'/>
+      <feature name='sse'/>
+      <feature name='fxsr'/>
+      <feature name='mmx'/>
+      <feature name='clflush'/>
+      <feature name='pse36'/>
+      <feature name='pat'/>
+      <feature name='cmov'/>
+      <feature name='mca'/>
+      <feature name='pge'/>
+      <feature name='mtrr'/>
+      <feature name='sep'/>
+      <feature name='apic'/>
+      <feature name='cx8'/>
+      <feature name='mce'/>
+      <feature name='pae'/>
+      <feature name='msr'/>
+      <feature name='tsc'/>
+      <feature name='pse'/>
+      <feature name='de'/>
+      <feature name='fpu'/>
+      <feature name='sse3'/>
+      <feature name='3dnow'/>
+      <feature name='3dnowext'/>
+      <feature name='lm'/>
+      <feature name='fxsr'/>
+      <feature name='mmx'/>
+      <feature name='nx'/>
+      <feature name='pat'/>
+      <feature name='cmov'/>
+      <feature name='pge'/>
+      <feature name='syscall'/>
+      <feature name='apic'/>
+      <feature name='cx8'/>
+      <feature name='mce'/>
+      <feature name='pae'/>
+      <feature name='msr'/>
+      <feature name='tsc'/>
+      <feature name='pse'/>
+      <feature name='de'/>
+      <feature name='fpu'/>
+      <feature name='svm'/>
+    </model>
+
+    <model name='cpu64-rhel6'>
+      <vendor  name='AMD'/>
+      <feature name='sse2'/>
+      <feature name='sse'/>
+      <feature name='fxsr'/>
+      <feature name='mmx'/>
+      <feature name='clflush'/>
+      <feature name='pse36'/>
+      <feature name='pat'/>
+      <feature name='cmov'/>
+      <feature name='mca'/>
+      <feature name='pge'/>
+      <feature name='mtrr'/>
+      <feature name='sep'/>
+      <feature name='apic'/>
+      <feature name='cx8'/>
+      <feature name='mce'/>
+      <feature name='pae'/>
+      <feature name='msr'/>
+      <feature name='tsc'/>
+      <feature name='pse'/>
+      <feature name='de'/>
+      <feature name='fpu'/>
+      <feature name='cx16'/>
+      <feature name='sse3'/>
+      <feature name='lm'/>
+      <feature name='fxsr'/>
+      <feature name='mmx'/>
+      <feature name='nx'/>
+      <feature name='pat'/>
+      <feature name='cmov'/>
+      <feature name='pge'/>
+      <feature name='syscall'/>
+      <feature name='apic'/>
+      <feature name='cx8'/>
+      <feature name='mce'/>
+      <feature name='pae'/>
+      <feature name='msr'/>
+      <feature name='tsc'/>
+      <feature name='pse'/>
+      <feature name='de'/>
+      <feature name='fpu'/>
+      <feature name='sse4a'/>
+      <feature name='abm'/>
+      <feature name='svm'/>
+      <feature name='lahf_lm'/>
+    </model>
+
     <model name='core2duo'>
       <model name='pentiumpro'/>
       <feature name='mtrr'/>
--
1.7.3.4


[Date Prev][Date Next]   [Thread Prev][Thread Next]   [Thread Index] [Date Index] [Author Index]